

# AS4C4M16S

# 64M – (4M x 16 bit) Synchronous DRAM (SDRAM)

#### Confidential

### FBGA - Rev 2, May. /2014

#### Features

- Fast access time from clock: 5.4 ns
- Fast clock rate: 166 MHz
- Fully synchronous operation
- Internal pipelined architecture
- 1M word x 16-bit x 4-bank
- Programmable Mode registers
  - CAS Latency: 2, or 3
  - Burst Length: 1, 2, 4, 8, or full page
  - Burst Type: Sequential or Interleaved
  - Burst stop function
- Auto Refresh and Self Refresh
- 4096 refresh cycles/64ms
- CKE power down mode
- $\bullet$  Single +3.3V  $\pm$  0.3V power supply
- Interface: LVTTL
- Operating temperature range
  - Commercial (0 ~ 70°C)
  - Industrial (-40 ~ 85°C)
- 54-ball 8.0 x 8.0 x 1.2mm (max) FBGA package
  - All parts ROHS Compliant

#### Overview

The 64Mb SDRAM is a high-speed CMOS synchronous DRAM containing 64 Mbits. It is internally configured as 4 Banks of 1M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The SDRAM provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications.

#### **Table 1. Key Specifications**

	AS4C4M16S	-6
tCK3	Clock Cycle time(min.)	6 ns
tAC3	Access time from CLK (max.)	5.4 ns
tRAS	Row Active time(min.)	42 ns
tRC	Row Cycle time(min.)	60 ns

#### Table 2.Ordering Information


Part Number	Frequency	Package	Temperature	Temp Range
AS4C4M16S-6BIN	166MHz	54-Ball FBGA	Industrial	-40 ~ 85°C
AS4C4M16S-6BCN	166MHz	54-Ball FBGA	Commercial	0 ~ 70°C

B: indicates FBGA package

N: indicates Pb and Halogen Free




# Figure 1.1 Ball Assignment (Top View)





### Figure 2. Block Diagram





# **Pin Descriptions**

# Table 3. Pin Details

Symbol	Туре	Description					
CLK	Input		<b>Clock:</b> CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.				
CKE	Input	<b>Clock Enable:</b> CKE activate CKE goes low synchronous inputs), the internal clock is output and burst address is banks are in the idle state, o Down and Self Refresh mode Power Down and Self Refrese exiting the same mode. The Power Down and Self Refrese	sly with clock (set-up and suspended from the next c frozen as long as the Ch deactivating the clock contr es. CKE is synchronous exc esh modes, where CKE be in input buffers, including	hold time same as other lock cycle and the state of KE remains low. When all ols the entry to the Power cept after the device enters comes asynchronous until CLK, are disabled during			
BA0,BA1	Input	Bank Activate: BA0, BA1 inp	out select the bank for opera	ation.			
		BA1	BA0	Select Bank			
		0	0	BANK #A			
		0	1	BANK #B			
		1	0	BANK #C			
		1	1	BANK #D			
A0-A11	Input	Address Inputs: A0-A11 a address A0-A11) and Reac defining Auto Precharge) to respective bank. During a Pr banks are to be precharged ( code during a Mode Register	Write command (column select one location out of echarge command, A10 is A10 = HIGH). The address	address A0-A7 with A10 of the 1M available in the sampled to determine if all			
CS#	Input	Chip Select: CS# enables command decoder. All comm provides for external bank considered part of the comm	nands are masked when C selection on systems w	S# is sampled HIGH. CS#			
RAS#	Input	<b>Row Address Strobe:</b> The conjunction with the CAS# an CLK. When RAS# and CS# either the BankActivate com WE# signal. When the WE selected and the bank design	nd WE# signals and is latch are asserted "LOW" and mand or the Precharge co # is asserted "HIGH," the	ed at the positive edges of CAS# is asserted "HIGH," mmand is selected by the			
		WE# is asserted "LOW," t designated by BA is switched	he Precharge command i	the active state. When the s selected and the bank			
CAS#	Input		he Precharge command in to the idle state after the pur- The CAS# signal defines the nd WE# signals and is latch IGH" and CS# is asserted ' S# "LOW." Then, the Re-	the active state. When the s selected and the bank recharge operation. he operation commands in ed at the positive edges of LOW," the column access			
CAS# WE#	Input	designated by BA is switched <b>Column Address Strobe:</b> conjunction with the RAS# and CLK. When RAS# is held "H is started by asserting CA	he Precharge command i I to the idle state after the pro- The CAS# signal defines the nd WE# signals and is latch IGH" and CS# is asserted ' S# "LOW." Then, the Re- OW" or "HIGH." gnal defines the operation inals and is latched at the pro-	the active state. When the s selected and the bank recharge operation. The operation commands in ed at the positive edges of LOW," the column access ad or Write command is commands in conjunction positive edges of CLK. The			



DQ0-DQ15	Input / Output	<b>Data I/O:</b> The DQ0-15 input and output data are synchronized with the positive edges of CLK. The I/Os are maskable during Reads and Writes.
NC/RFU	-	No Connect: These pins should be left unconnected.
Vddq	Supply	<b>DQ Power:</b> Provide isolated power to DQs for improved noise immunity.
		( 3.3V± 0.3V )
Vssq	Supply	<b>DQ Ground:</b> Provide isolated ground to DQs for improved noise immunity.
		(0V)
Vdd	Supply	Power Supply: +3.3V $\pm$ 0.3V
Vss	Supply	Ground



### **Operation Mode**

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.

Command	State	CKEn-1	CKEn	DQM	<b>BA</b> 0,1	A10	A0-9,11	CS#	RAS#	CAS#	WE#
BankActivate	Idle <sup>(3)</sup>	Н	Х	Х	V	Row	address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active <sup>(3)</sup>	Н	Х	V	V	L	Column address	L	Н	L	L
Write and AutoPrecharge	Active <sup>(3)</sup>	Н	Х	V	V	Н	(A0 ~ A7)	L	Н	L	L
Read	Active <sup>(3)</sup>	Н	Х	V	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active <sup>(3)</sup>	Н	Х	V	V	Н	address (A0 ~ A7)	L	Н	L	Н
Mode Register Set	ldle	Н	Х	Х		OP co	ode	L	L	L	L
No-Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
Burst Stop	Active <sup>(4)</sup>	Н	Х	Х	Х	х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
AutoRefresh	Idle	Н	Н	Х	Х	х	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(SelfRefresh)							L	Н	Н	Н
Clock Suspend Mode Entry	Active	Н	L	Х	Х	х	Х	н	Х	Х	Х
								L	V	V	V
Power Down Mode Entry	Any <sup>(5)</sup>	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
								L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Х	Х	Х	Х	Х	Х	Х	Х
Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Data Write/Output Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Mask/Output Disable	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х

### Table 4. Truth Table (Note (1), (2))

**Note:** 1. V=Valid, X=Don't Care L=Low level H=High level

2. CKEn signal is input level when commands are provided.

CKE<sub>n-1</sub> signal is input level one clock cycle before the commands are provided.

3. These are states of bank designated by BA signal.

4. Device state is 1, 2, 4, 8, and full page burst operation.

5. Power Down Mode can not enter in the burst operation.

When this command is asserted in the burst cycle, device state is clock suspend mode.



#### Commands

1 BankActivate

```
(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A11 = Row Address)
```

The BankActivate command activates the idle bank designated by the BA0, 1 signal. By latching the row address on A0 to A11 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of t<sub>RCD</sub>(min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by t<sub>RC</sub>(min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks. t<sub>RRD</sub>(min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.




Figure 3. BankActivate Command Cycle (Burst Length = n)

2 BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9 and A11 = Don't care)

The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after  $t_{RAS}(min.)$  is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by  $t_{RAS}(max.)$ . Therefore, the precharge function must be performed in any active bank within  $t_{RAS}(max.)$ . At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

3 PrechargeAll command

(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don't care, A10 = "H", A0-A9 and A11 = Don't care) The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

4 Read command

(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A7 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least  $t_{RCD}(min.)$  before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue.






Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).




Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.




Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)







Figure 8. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS# latency.





5 Read and AutoPrecharge command


(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A7 = Column Address) The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of {t<sub>RP</sub>(min.) + burst length}. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.



#### 6 Write command

(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A7 = Column Address)

The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least  $t_{RCD}(min.)$  before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).





A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).





Figure 11. Write Interrupted by a Write (Burst Length = 4)


The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.







The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued *m* cycles after the clock edge in which the last data-in element is registered, where *m* equals  $t_{WR}/t_{CK}$  rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).




Note: The LDQM/UDQM can remain low in this example if the length of the write burst is 1 or 2.

#### Figure 13. Write to Precharge

7 Write and AutoPrecharge command


(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A7 = Column Address) The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of {(burst length -1) +  $t_{WR}$  +  $t_{RP}(min.)$ }. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.





8 Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data) The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins A0~A9 and A11 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.





#### Table 5. Mode Register Bitmap




Figure 15. Mode Register Set Cycle



#### • Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

#### Table 6. Burst Length Field

A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

#### • Burst Type Field (A3)

The Burst Type can be one of two modes, Interleave Mode or Sequential Mode.

#### Table 7. Burst Type Field

A3	Burst Type
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

#### Start Address **Burst Length** Sequential Interleave A2 A1 A0 0, 1 Х Х 0 0, 1 2 Х Х 1 1, 0 1, 0 Х 0 0 0, 1, 2, 3 0, 1, 2, 3 0 Х 1, 2, 3, 0 1, 0, 3, 2 1 4 Х 1 0 2, 3, 0, 1 2, 3, 0, 1 Х 1 1 3, 0, 1, 2 3, 2, 1, 0 0 0 0 0, 1, 2, 3, 4, 5, 6, 7 0, 1, 2, 3, 4, 5, 6, 7 0 0 1 1, 2, 3, 4, 5, 6, 7, 0 1, 0, 3, 2, 5, 4, 7, 6 0 1 0 2, 3, 4, 5, 6, 7, 0, 1 2, 3, 0, 1, 6, 7, 4, 5 1 3, 2, 1, 0, 7, 6, 5, 4 0 1 3, 4, 5, 6, 7, 0, 1, 2 8 1 0 0 4, 5, 6, 7, 0, 1, 2, 3 4, 5, 6, 7, 0, 1, 2, 3 0 1 5, 6, 7, 0, 1, 2, 3, 4 5, 4, 7, 6, 1, 0, 3, 2 1 1 1 0 6, 7, 0, 1, 2, 3, 4, 5 6, 7, 4, 5, 2, 3, 0, 1 1 1 7, 0, 1, 2, 3, 4, 5, 6 7, 6, 5, 4, 3, 2, 1, 0 1 n, n+1, n+2, n+3, ...255, 0, location = 0-255 Not Support Full page 1, 2, ... n-1, n, ...

#### Table 8. Burst Definition



#### • CAS# Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS# Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

 $t_{CAC}(min) \le CAS\#$  Latency X  $t_{CK}$ 

#### Table 9. CAS# latency Field

A6	A5	A4	CAS# Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	Х	Х	Reserved

#### • Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

#### Table 10. Test Mode Field

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	Х	Vendor Use Only

#### •Write Burst Length (A9)

This bit is used to select the write burst mode. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.

#### Table 11. Write Burst Length

A9	Write Burst Mode
0	Burst-Read-Burst-Write
1	Burst-Read-Single-Write

Note: A10 and BA0, 1 should stay "L" during mode set cycle.

#### 9 No-Operation command

(RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

10 Burst Stop command

(RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS# latency (refer to the following figure). The termination of a write burst is shown in the following figure.







Figure 16. Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)





11 Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

12 AutoRefresh command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A0-A11 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by  $t_{RC}(min.)$ . To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement,  $t_{RP}(min)$ , must be met before successive auto refresh operations are performed.

13 SelfRefresh Entry command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A11 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).



#### 14 SelfRefresh Exit command

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for  $t_{XSR}(min.)$  because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

device selection, byte selection and bus control in a memory system.

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. t<sub>PDE</sub> (min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H") During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for



# Table 12. Absolute Maximum Rating

Symbol	Item		- 6	Unit	Note
VIN, VOUT	Input, Output Voltage		- 1.0 ~ 4.6	V	1
Vdd, Vddq	Power Supply Voltage	Power Supply Voltage		V	1
<b>–</b>	T <sub>A</sub> Ambient Temperature	Commercial	0 ~ 70	°C	1
IA		Industrial	-40 ~ 85	°C	1
Tstg	Storage Temperature		- 55 ~ 125	°C	1
TSOLDER	Soldering Temperature (10 sec	cond)	260	°C	1
PD	Power Dissipation		1	W	1
los	Short Circuit Output Currer	nt	50	mA	1

# Table 13. Recommended D.C. Operating Conditions ( $T_A = -40 \sim 85^{\circ}C$ )

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
Vdd	Power Supply Voltage	3.0	3.3	3.6	V	2
Vddq	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	V	2
Vін	LVTTL Input High Voltage	2.0	_	V <sub>DDQ</sub> +0.3	V	2
VIL	LVTTL Input Low Voltage	- 0.3	_	0.8	V	2
ΙιL	Input Leakage Current ( $0V \le V_{IN} \le V_{DD}$ , All other pins not under test = 0V )	- 10		10	μΑ	
Iol	Output Leakage Current Output disable, $0V \le V_{OUT} \le V_{DDQ}$ )	- 10		10	μΑ	
Vон	LVTTL Output "H" Level Voltage (Iout = -2mA)	2.4		_	V	
Vol	LVTTL Output "L" Level Voltage (Iout = 2mA)		_	0.4	V	

#### Table 14. Capacitance ( $V_{DD}$ = 3.3V, f = 1MHz, $T_A$ = 25°C)

Symbol	Parameter	Min.	Max.	Unit
Cı	Input Capacitance	2	5	pF
CI/O	Input/Output Capacitance	4	6.5	pF

Note: These parameters are periodically sampled and are not 100% tested.



Table 15. D.C. Characteristics ( $v_{DD} = 3.3v \pm 0.3v$ , $T_A = -40 - 85^{\circ}C$ )					
Description/Test condition	Symbol	- 6	Unit	Note	
	• • • • • •	Max.	•		
Operating Current				3	
$t_{RC} \ge t_{RC}(min)$ , Outputs Open	IDD1	85		5	
One bank active					
Precharge Standby Current in non-power down mode					
$t_{CK}$ = 15ns, CS# $\geq$ V <sub>IH</sub> (min), CKE $\geq$ V <sub>IH</sub>	IDD2N	25			
Input signals are changed every 2clks					
Precharge Standby Current in non-power down mode		15			
$t_{CK}$ = $\infty$ , $CLK \le V_{IL}(max)$ , $CKE \ge V_{IH}$	DD2NS				
Precharge Standby Current in power down mode		<sub>2P</sub> 2			
tck = 15ns, CKE $\leq$ VIL(max)	IDD2P				
Precharge Standby Current in power down mode		0			
tcκ = ∞, CKE ≤ Vi∟(max)	DD2PS	2	mΑ		
Active Standby Current in non-power down mode		30			
$t_{CK}$ = 15ns, $CKE \ge V_{H}(min)$ , $CS\# \ge V_{H}(min)$	DD3N				
Input signals are changed every 2clks	IDDON				
Active Standby Current in non-power down mode			] [		
CKE ≥ VIH(min), CLK ≤ VIL(max), tck = $\infty$	<b>DD3NS</b>	25			
Operating Current (Burst mode)	_	100		2.4	
tск =tск(min), Outputs Open, Multi-bank interleave	IDD4	100		3, 4	
efresh Current		120		3	
$t_{RC} \ge t_{RC}(min)$	I <sub>DD5</sub> 130			3	
Self Refresh Current		2			
CKE $\leq$ 0.2V ; for other inputs VIH $\geq$ VDD - 0.2V, VIL $\leq$ 0.2V	IDD6	2			

#### Table 15. D.C. Characteristics ( $V_{DD}$ = 3.3V ± 0.3V, $T_A$ = -40~85°C)



# Table 16. Electrical Characteristics and Recommended A.C. Operating Conditions

(V<sub>DD</sub> = 3.3V±0.3V, T<sub>A</sub> = -40~85°C) (Note: 5, 6, 7, 8)

Oursela a l	A.C. Parameter		- 6			
Symbol			Min.	Max.	Unit	Note
tRC	Row cycle time (same bank)		60			
inc			00	-	_	
trcd	RAS# to CAS# delay		18	-		
	(same bank)				_	
trp	Precharge to refresh/row activate command (same bank)		18	-	ns	
trrd	Row activate to row activate delay (different banks)		12	-		
tras	Row activate to precharge time (same bank)		42	-		
twr	Write recovery time		2	-	- tcк	
tccd	CAS# to CAS# Delay time	S# to CAS# Delay time		-	ICK	
	Clock cycle time	CL* = 2	10	-		9
tск		CL* = 3	6	-		
tсн	Clock high time	gh time		-		10
tc∟	Clock low time		2.5	-		10
	Access time from CLK	CL* = 2	-	6		10
tac	(positive edge)	CL* = 3	-	5.4		
toн	Data output hold time		2	-	ns	9
tLZ	Data output low impedance		1	-		
tнz	Data output high impedance		-	5	1	8
tıs	Data/Address/Control Input set-up time		1.5	-		10
tıн	Data/Address/Control Input hold time		1	-		10
<b>t</b> PDE	Power Down Exit set-up time		tıs+tск	-		
<b>t</b> MRD	Mode Register Set Command Cycle Time		2	-	tск	
trefi	Average Refresh Interval Time		-	15.6	μS	
txsr	Exit Self-Refresh to Read Command		t <sub>RC+</sub> tis	-	ns	

\* CL is CAS# Latency

#### Note:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to Vss. VIH (Max) = 4.6V for pulse width  $\leq$  3ns. VIL(Min) = -1.5V for pulse width  $\leq$  3ns.
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t<sub>CK</sub> and t<sub>RC</sub>. Input signals are changed one time during every 2 t<sub>CK</sub>.
- 4. These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 11.
- 6. A.C. Test Conditions



#### Table 17. LVTTL Interface

Reference Level of Output Signals	1.4V / 1.4V		
Output Load	Reference to the Under Output Load (B)		
Input Signal Levels	2.4V / 0.4V		
Transition Time (Rise and Fall) of Input Signals	1ns		
Reference Level of Input Signals	1.4V		






Figure 18.2 LVTTL A.C. Test Load (B)

- 7. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>. Transition (rise and fall) of input signals are in a fixed slope (1 ns).
- 8. tHz defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
- 9. If clock rising time is longer than 1 ns, ( $t_R / 2 0.5$ ) ns should be added to the parameter.
- 10. Assumed input rise and fall time  $t_T$  (  $t_R \& t_F$  ) = 1 ns

If  $t_R$  or  $t_F$  is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.

11. Power up Sequence


Power up must be performed in the following sequence.


- 1) Power must be applied to V<sub>DD</sub> and V<sub>DDQ</sub>(simultaneously) when CKE= "L", DQM= "H" and all input signals are held "NOP" state .
- 2) Start clock and maintain stable condition for minimum 200 μs, then bring CKE= "H" and, it is recommended that DQM is held "HIGH" (V<sub>DD</sub> levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set command must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.

\* The Auto Refresh command can be issue before or after Mode Register Set command



# **Timing Waveforms**











Figure 20. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)













Figure 22. Power on Sequence and Auto Refresh

Note<sup>(\*)</sup>: The Auto Refresh command can be issue before or after Mode Register Set command



# Figure 23. Self Refresh Entry & Exit Cycle




#### Note: To Enter SelfRefresh Mode


- 1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in SelfRefresh mode as long as CKE stays "low".
- 4. Once the device enters SelfRefresh mode, minimum t<sub>RAS</sub> is required before exit from SelfRefresh.

#### To Exit SelfRefresh Mode


- 5. System clock restart and be stable before returning CKE high.
- 6. Enable CKE and CKE should be set high for valid setup time and hold time.
- 7. CS# starts from high.
- 8. Minimum txsR is required after CKE going high to complete SelfRefresh exit.
- 9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.



















Figure 25. Clock Suspension During Burst Write (Using CKE) (Burst Length=4)








Figure 26. Power Down Mode and Clock Suspension (Burst Length=4, CAS# Latency=2)







#### Figure 27.1. Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=2)














#### Figure 28. Random Column Write (Page within same Bank) (Burst Length=4)


















#### Figure 30. Random Row Write (Interleaving Banks) (Burst Length=8)




\*twR>twR (min.)




































## Figure 33. Interleaved Column Write Cycle (Burst Length=4)






















































## Figure 39. Random Row Read (Interleaving Banks)

(Burst Length=4, CAS# Latency=2)
































Symbol	Dimension in inch			Dimension in mm		
Symbol	Min	Nom	Max	Min	Nom	Max
Α			0.047			1.20
A1	0.012	0.014	0.016	0.30	0.35	0.40
A2	0.024	0.026	0.028	0.61	0.66	0.71
С	0.007	0.008	0.010	0.17	0.21	0.25
D	0.311	0.315	0.319	7.90	8.00	8.10
E	0.311	0.315	0.319	7.90	8.00	8.10
D1		0.252			6.40	
E1	-	0.252			6.40	
е		0.031			0.80	
b	0.016	0.018	0.020	0.40	0.45	0.50
F		0.126			3.20	



## **Revision History**

Revision	Details	Date
Rev 1.0	Preliminary datasheet	February 2014
Rev 2.0	Removed 7BCN – 143MHz clock rate – commercial temp	
	Added 6BCN – 166MHz clock – commercial temp	
	Removed TSOP package pin diagrams (see separate datasheet for this option)	May 2014

Alliance Memory Inc. 551 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211

Alliance Memory Inc. reserves the right to change products or specification without notice.